ABSTRACT This paper investigates and compares the impacts of metal-gate work-function variation (WFV) on III-V heterojunction tunnel FET (HTFET), homojunction TFET, and FinFET devices using a novel Voronoi method to capture the realistic metal-gate grain patterns for Technology Computer Aided Design atomistic simulations. Due to the broken-gap nature, HTFET shows significantly steeper subthreshold slope and higher susceptibility to WFV near OFF state. For ON current variation, both the HTFET and homojunction TFET show better immunity to WFV than the III-V FinFET. Device design using source-side underlap to mitigate the impact of WFV on HTFET is also assessed.
I. INTRODUCTION
Tunnel FET (TFET) [1] , [2] is a promising post-CMOS device candidate that may possess a subthreshod swing smaller than the 60-mV/decade limit of room-temperature MOSFET which is crucial to low supply-voltage operation. One main challenge of the Si TFET is its low ON current (I on ), and III-V heterojunction TFET (HTFET) with direct band-gap and smaller effective mass has been proposed [3] - [6] . With the broken-gap offset near the source/channel junction, the GaSb/InAs (6.1-Å lattice family) HTFET shows ultra-thin tunneling barrier resulting in high I on and becomes one of the leading options for future low-power applications.
With the scaling of device dimensions, random variability has become an important problem for nanoscale CMOS and may hinder the scaling of the supply voltage [7] . Although the smaller equivalent oxide thickness (EOT) provided by high-k/metal gate and thin-body fully-depleted device structure with lightly-doped channel can mitigate the device variability from most sources of random variation (e.g., gate line-edge roughness, channel random-dopant fluctuation, etc.) [8] , [9] , the work-function variation (WFV) [10] - [12] associated with the metal gate remains. How might the WFV impact the III-V broken-gap HTFET has rarely been known and merits detailed investigation. In this work, through 3-D Technology Computer Aided Design (TCAD) atomistic simulations, we examine the impact of WFV on the GaSb/InAs HTFET. This paper is organized as follows. Section II describes the simulation framework used in this work. Especially, our Voronoi method [13] for generating metal-grain patterns is illustrated. In Section III, the impact of work-function variation on III-V HTFET is examined. In addition, the results are compared with the homojunction In 0.53 Ga 0.47 As TFET and FinFET devices. Device design to mitigate the impact of WFV on HTFET is proposed and assessed in Section IV. The conclusion is drawn in Section V.
II. SIMULATION METHODOLOGY AND DEVICE PARAMETERS
In this work, we use a double gate structure with gate length (L g ) = 25nm. For HTFET, GaSb/InAs are used as the source/channel materials. Fig. 1(a) shows the nominal device structure and geometry definition. Table 1 shows the pertinent geometry parameters and doping concentrations used in this study. The double gate structure is designed with fin width (W fin ) = 7nm and EOT = 0.65nm with high-k material. The band-gap widening due to quantum confinement is considered in the simulations. For In 0.53 Ga 0.47 As FinFET, the doping concentrations are 4E19 cm −3 for source/drain regions and 1E16 cm −3 for channel region. For HTFET and In 0.53 Ga 0.47 As TFET, the source doping is 4.5E19 cm −3 and drain doping is 2E17 cm −3 . The degenerated p-type source doping is designed to achieve high I on and the light doping concentration of drain region can suppress the ambipolar leakage current [15] . All of the devices are designed with a doping decay of 1nm/decade.
We use the non-local band-to-band tunneling model [16] which is applicable to account for the arbitrary tunneling barrier with non-uniform electrical field. To obtain reasonable parameters for the non-local band-to-band tunneling model, Fig. 1 (b) shows our calibration results with the data from [4] and [17] . Table 2 shows the pertinent parameters used for GaSb/InAs HTFET and InGaAs TFET simulations. Fig. 1(c) shows the I DS -V GS characteristics of HTFET, In 0.53 Ga 0.47 As TFET and In 0.53 Ga 0.47 As FinFET with comparable I off . It can be seen that the broken-gap HTFET indeed possesses steeper subthreshold transition at low V GS and larger I on .
To provide a more realistic representation of metal-gate granularity, a novel Voronoi grain pattern [13] for TiN gate is considered with two distinct grain orientations (with 60% and 40% occurring probability and work-function difference of 0.2eV (according to [11] ) between different orientations as summarized in Table 3 ) and the average grain size (diameter) = 5nm. The Voronoi metal-grain patterns are generated by the steps shown in Fig. 2 considering WFV at V DS = 0.3V with 150 samples. As can be seen, HTFET exhibits larger I off variation and swing degradation at low V GS than the other devices. In addition, the HTFET and In 0.53 Ga 0.47 As TFET show comparable I on variation which is smaller than the In 0.53 Ga 0.47 As FinFET. Fig. 4(a) shows the metal-gate grain patterns corresponding to the minimum and maximum I off of HTFET. It is noted that the maximum I off comes from the HTFET with large portion of low work-function grain patterns near the source/channel junction. On the other hand, metal gate occupied with more high work-function grain patterns near the source/channel junction results in smaller I off which is determined by junction leakage in this case. Due to the ultra-thin tunneling barrier, both the I off and I on for HTFET are controlled with the metal grain near source/channel junction. For the homojunction In 0.53 Ga 0.47 As TFET, however, the tunneling current is determined by the metal grains near the drain side at OFF state and near the source side at ON state [14] . The impacts of metal-gate grain patterns on band-to-band generation rates and energy bands at V GS = 0V are shown in Fig. 4(b) . There is no band-to-band tunneling occurring in the minimum I off case near OFF state, while the HTFET with maximum I off grain patterns shows an extremely thin tunneling barrier and higher generation rates. The different work-function values result in an equivalent V GS shift on band diagram near the source/channel junction. Due to its broken-gap junction and steeper subthreshold transition, HTFET exhibits drastic degradation in I off for devices with low work-function metal grain near the source region and significantly larger I off variation than the In 0.53 Ga 0.47 As TFET and FinFET devices as shown in Fig. 3 . are larger than the nominal I off because the existence of lower work-function metal grain above the critical regions (source/channel junction for HTFET and channel/drain junction for In 0.53 Ga 0.47 As TFET) induces significant tunneling current, thus tending to exhibit larger I off at low V GS . For I on dispersions shown in Fig. 5(b) , HTFET and In 0.53 Ga 0.47 As TFET show superior immunity to WFV. Fig. 6 compares the swings and Ioff variations for In 0.53 Ga 0.47 As FinFET, In 0.53 Ga 0.47 As TFET and HTFET. All of these values are calculated from the nominal curves in Fig. 3 . The swings of In 0.53 Ga 0.47 As TFET and HTFET change rapidly with V GS . Therefore, we use the average subthreshold swing (between I off to 10 −6 A/µm) in Fig. 6 . It can be seen that devices with better swing exhibit larger I off variations.
III. IMPACT OF WFV ON HTFET
In the aforementioned assessments, the nominal HTFET, In 0.53 Ga 0.47 As TFET and FinFET are designed at I off = 20 pA/µm according to the ITRS requirement on LSTP technology [19] . Our study also includes the LOP technology. We use the identical metal grain patterns and adjust the work-function values of the nominal devices to meet the I off requirement on LOP (1 nA/µm) [19] . Fig. 7 shows that both In 0.53 Ga 0.47 As TFET and HTFET with higher I off (LOP) exhibit degradations in average subthreshold swings, while only In 0.53 Ga 0.47 As TFET with LOP technology shows improvement in I off variation compared with the LSTP technology. This is because the minimum I off (Fig. 4(a) ) for HTFET is nearly composed with high work-function grain patterns near the source/channel junction, and the current near OFF state is dominated by the junction leakage current. It is the main reason that the I off variation does not improve with higher I off value (LOP) for HTFET. 
IV. MITIGATION OF WFV FOR HTFET
To reduce the severe I off variation of HTFET (Fig. 3(d) ), HTFET designed with different source underlap length (L underlap ) (Fig. 8(a) ) is evaluated in the presence of WFV. Fig. 8(b) shows the I DS -V GS characteristic with various L underlap for HTFET at comparable I off (LSTP). Fig. 9 compares the I on , average subthreshold swing and I off variations for In 0.53 Ga 0.47 As TFET, In 0.53 Ga 0.47 As FinFET and HTFET with different L underlap . With the suppression of WFV influence near the source/channel junction, HTFET using source underlap is beneficial to reduce I off variation with increasing L underlap (Fig. 9(c) ) at the expense of degraded I on and subthreshold swing ( Fig. 9(a) and (b) ). Specifically, HTFET with source L underlap = 10nm shows better I on and comparable I off variation compared with the In 0.53 Ga 0.47 As TFET. design shows smaller influence of WFV on the tunneling junction because the underlap region tends to reduce the gate-control near the source/channel junction.
V. CONCLUSION
We have investigated and compared the impacts of WFV on GaSb/InAs HTFET, In 0.53 Ga 0.47 As TFET and In 0.53 Ga 0.47 As FinFET with Voronoi method using 3-D TCAD atomistic simulations. Due to the broken-gap nature, HTFET shows significantly higher susceptibility to WFV near OFF state (The I off,max /I off,min for HTFET is around 2-orders larger than InGaAs TFET, and 4-orders larger than InGaAs FinFET). For ON current, both HTFET and In 0.53 Ga 0.47 As TFET show superior immunity to WFV compared with the In 0.53 Ga 0.47 As FinFET. The magnitude of I on and I off variations due to WFV are related to the current swing for HTFET and In 0.53 Ga 0.47 As TFET. An underlap region with undoped InAs between source and channel is used to mitigate the I off variation for HTFET. Our assessments show that the source-to-gate underlap design can suppress the impact of WFV on I off variation with compromise of I on and subthreshold swing. Besides underlap design, the amorphous metal gate demonstrated to suppress work-function variation [20] may also be used to reduce the I off variation of HTFET.
